EÆcient Tree Layout in a Multilevel Memory Hierarchy
نویسندگان
چکیده
We consider the problem of laying out a tree with xed parent/child structure in hierarchical memory. The goal is to minimize the expected number of block transfers performed during a search along a root-to-leaf path, subject to a given probability distribution on the leaves. This problem was previously considered by Gil and Itai, who developed optimal algorithms when the block-transfer size B is known. We show how to extend any approximately optimal algorithm to the cache-oblivious setting in which the block-transfer size is unknown to the algorithm. The query performance of the cache-oblivious layout is within a constant factor of the query performance of the optimal known-block-size layout. Computing the cache-oblivious layout requires only logarithmically many calls to the layout algorithm with known block size. Finally, we analyze two greedy strategies, and show that they have a performance ratio between (lgB= lg lgB) and O(lgB) when compared to the optimal layout.
منابع مشابه
Efficient Tree Layout in a Multilevel Memory Hierarchy
We consider the problem of laying out a tree with fixed parent/child structure in hierarchical memory. The goal is to minimize the expected number of block transfers performed during a search along a root-to-leaf path, subject to a given probability distribution on the leaves. This problem was previously considered by Gil and Itai, who developed optimal algorithms when the block-transfer size i...
متن کاملWorst-Case Optimal Tree Layout in a Memory Hierarchy
Consider laying out a fixed-topology tree of N nodes into external memory with block size B so as to minimize the worst-case number of block memory transfers required to traverse a path from the root to a node of depth D. We prove that the optimal number of memory transfers is Θ D lg(1+B) when D = O(lgN) lgN lg ( 1+ lg N D ) when D = Ω(lgN) and D = O(B lgN) D B when D ...
متن کاملCharacterization and Parallelization of Decision-Tree Induction
This paper examines the performance and memory-access behavior of the C4.5 decision tree induction program, a representative example of data mining applications, for both uniprocessor and parallel implementations. The goals of this paper are to characterize C4.5, in particular its memory hierarchy usage, and to decrease the run-time of C4.5 by algorithmic improvement and parallelization. Perfor...
متن کاملCache-sensitive Memory Layout for Binary Trees
We improve the performance of main-memory binary search trees (including AVL and red-black trees) by applying cache-sensitive and cacheoblivious memory layouts. We relocate tree nodes in memory according to a multi-level cache hierarchy, also considering the conflict misses produced by set-associative caches. Moreover, we present a method to improve onelevel cache-sensitivity without increasing...
متن کاملStatic Analysis of Parameterized Loop Nests for Energy EÆcient Use of Data Caches
Caches are an important part of architectural and compiler low-power strategies by reducing memory accesses and energy per access. In this paper, we examine eÆcient utilization of data caches for low power in an adaptive memory hierarchy. We focus on the optimization of data reuse through the static analysis of line size adaptivity. We present an approach that enables the quanti cation of data ...
متن کامل